Pay in 4 interest-free payments of $6.25 Learn more
Ships within 48 hours · Estimated delivery Aug 17 - Aug 22
Resistance: 200ohm/ 2Kohm/ 20Kohm/ 200Kohm/ 20Mohm
Few external components
A LOW at the parallel enable input (PE) disables the counting action and causes the data at thedata inputs (D0 to D3) to be loaded into the counter on the positive-going edge of the clock
Switchmode load current regulation
CD4027 - Dual JK Flip Flop Peltier Resistance: 200ohm/ 2Kohm/ 20Kohm/ 200Kohm/Introduction : CD4027 Dual JK Flip Flop monolithic complementary MOS (CMOS) integrated circuits constructed with N and P channel enhancement mode transistors. Each flip flop has independent J, K, set, reset, and clock inputs and buffered Q and Q outputs. These flip flops are edge sensitive to the clock input and change state on the positive going transition of the clock pulses. Set or reset is independent of the clock and is accomplished by a high